L1 cache for a M5 is like 128KB, right? So I can't see how it wouldn't.