Very exciting!

> However, the current prototype uses the FPGA to clock the ESP32, which results in poor phase noise.

Looks like this was solved five days ago:

https://github.com/h0m3us3r/eSpDR/commit/41a0ffe279119df942e...