alt Hacker NewsThese implement 16-register cut down RISC-V RV32EC_Zmmul instruction set. It's an interesting choice. I wonder if they can run Coremark or Dhrystone so one can get an impression of their performance at 48MHz.
8k RAM, 64k ROM, compressed RISC-V insn set.
Edit: Apparently it's a QingKe RISC-V with about 130 Coremark.
Replies
hn_submit • today at 1:43 PM
These are more than sufficient for simple control applications. I'm just wondering if I can run a small GUI on it driving an OLED display. That's what I'm gonna find out.
➕ show 1 reply
They shouldn't have any trouble running Dhrystone, either. RV32EC_Zmmul is closely comparable to the Thumb-1 ISA implemented by Cortex-M0, but I'd expect a little lower DMIPS/MHz than a Cortex-M0.